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A New Design Technique for Sub-Nanosecond
Delay and 200 V/ns Power Supply Slew-Tolerant
Floating Voltage Level Shifters for GaN SMPS
Dawei Liu , Simon J. Hollis, Member, IEEE, and Bernard H. Stark
Abstract— Dual-output gate drivers for switched-mode power
supplies require low-side reference signals to be shifted to the
switch-node potential. With the move to ultra-fast switching GaN
converters, there is a commercial need to achieve switch-node
slew-rates exceeding 100 V/ns, however, reported level shifters
do not simultaneously achieve the required power supply slew
immunities and sub-ns propagation delays. This paper presents
a novel design technique to achieve the first floating voltage level
shifters that deliver slew-rate immunities above 100 V/ns and sub-
ns delay in the same circuit. Step-by-step transistor-level design
methods are presented. This technique is applied to improve a
reported level shifter, and experimentally validated by fabricating
this level shifter in a 180 nm high-voltage CMOS process. The
final level shifter has zero static power consumption, and is shown
to have a sub-nanosecond delay across the whole operating range,
a 200 V/ns positive power-rail slew tolerance, and infinite negative
slew tolerance. The measured propagation delay decreases from
722 ps with the floating ground at −1.5 V, to 532 ps for a floating
ground of 45 V, and the power consumption is 30.3 pJ per
transition at 45 V. It has a figure of merit of 0.06 ns/(µmV),
which is an 1.7× improvement on the next best reported level
shifter for this type of application.
Index Terms— Area efficient, energy efficiency, floating voltage
level shifter, GaN, gate driver, high speed, low power, slew
tolerance.
I. INTRODUCTION
THE figure of merit (FOM) of Gallium Nitride (GaN)power FETs is superior to that of silicon FETs [1].
Multi-MHz switching [2]–[5] GaN FETs are therefore widely
seen as the next generation of power electronic devices for
sub-1kV applications, as they offer increased speed, efficiency
and power density [6]. Their introduction enables smaller
and more efficient switched-mode power supplies (SMPS).
However, this development depends on gate drivers being able
to drive GaN FETs at speeds of 100 V/ns and beyond, which
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Fig. 1. The level shifter developed here lies between the input of the gate
driver and the high-side driver stage for a dual-output gate driver. Its input
VI N is ground-referenced, and its output VOU T is referenced to the VSSH
rail that slews at up to 200 V/ns in a GaN FET bridge leg converter.
is 1 to 2 orders of magnitude faster than switching speeds used
for similarly rated silicon power FETs or IGBTs.
This fast driving is especially challenging on the high-side
of a bridge leg, as illustrated in Fig. 1. The control input
signal VI N to the dual-output driver shown is referenced to
ground VSS L. The floating-voltage level shifter provides a
level-shifted copy of VI N (labelled VOU T ) to the high-side
control and buffer circuits, which are referenced to the switch-
node voltage VSS H . The desired increase in switching speed
of GaN devices therefore comes with a requirement to ensure
that level shifter’s slew immunity equals or exceeds the desired
slew rate of the switch-node, or else the level-shifted signal
VOU T may contain errors. Examples of reported level-shifter
slew-rates of are 50V/ns in [2] and [4], 75V/ns in [5], and
120 V/ns in [7].
The move to higher switching speeds also leads to higher
switching frequencies, which therefore requires level shifters
with reduced propagation delay, ideally sub-ns [2], [3], and
reduced low power dissipation per transition. The combination
of low delay and high slew immunity is difficult to achieve, for
example the 120 V/ns capable level shifter of [7] has a 20 ns
propagation delay. For these reasons, new level shifter designs
are needed with higher slew immunity and lower propagation
delay, to enable commercial gate drivers to that can fully
exploit the high switching speed of GaN FETs.
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Fig. 2. Two level shifter application scenarios: (a) Input signal VI N transition
lies outside of VSSH slewing period, (b) input signal transitions lie within the
slewing period.
This paper presents a validated design method for floating
level shifters with up to 200 V/ns slew immunity and sub-ns
propagation delay. The method is applicable to level shifters
in applications where the input signal transitions lie outside
of the slewing periods [2]–[5], as illustrated in Fig. 2 (a).
In this scenario, the presented design method achieves a
200 V/ns positive slew-rate immunity and an infinite negative
slew-rate immunity. This is a 70% improvement in the fig-
ure of merit over reported high-voltage floating level shifters
to 0.53 ns/(0.18 µm×50 V) =0.06 ns/(µmV). The average
propagation delay is 532 ps, and the power consumption is
30.3 pJ per transition for a peak VSS H of 45 V.
The method can also be applied to applications where
the input transitions occur during slewing, as illustrated
in Fig. 2 (b). An example of this scenario is a dual-output
driver whose low-side clock needs to be level-shifted to the
high floating side. This is the case, for example, in digital
active gate driving, where the driving impedance is modulated
digitally during the slewing period to reduce current over-
shoot [8] or suppress crosstalk [9]. In this second scenario,
the proposed method results in a level shifter that achieves
200 V/ns and -60 V/ns slew-rate immunity. Both scenarios
have the same average propagation delay (532 ps), and power
consumption per transition (30.3 pJ for VSS H = 45 V).
The paper is organised as follows: Section II reviews
reported high-voltage floating level shifters. Section III analy-
ses the pulse-triggering level shifter of [10], to establish a
base line. Section IV presents a step-by-step methodology
to increase slew immunity whilst maintaining sub-ns delay.
Section V compares measured performance against previous
work, and Section VI draws conclusions.
II. STATE OF THE ART HIGH-VOLTAGE
FLOATING LEVEL SHIFTERS
The conventional low voltage (LV) to high voltage (HV)
level shifter in [11] uses cascaded HV NMOS to protect and
clamp the LV input transistors, and HV PMOS to protect
and clamp the output floating LV transistors. This class of
floating voltage level shifter has a large propagation delay
and occupies a large layout area, due to the use of HV
NMOS and PMOS as protection devices. The level shifter
presented in [12] makes significant improvements in these
two aspects. The LV input transistors are removed and the
Fig. 3. The base-line pulse-triggered high-voltage floating level shifter of [10]
(VDDL = (V DDH − VSSH ) = 1.8V ). Red dashed boxes are deep N-wells).
cascaded HV NMOS transistors are used as the input stage,
and a series of optimizations have been given to realise a
nanosecond delay time in a 0.35µm HV-CMOS process. Based
on the level shifter in [12], the level shifter in [13] achieves
significantly reduced power dissipation and propagation delay
through changing the cascaded HV PMOS to HV NMOS, and
changing the input to one-shot triggered. However, this level
shifter cannot be applied to SMPS drivers, as the floating
low-voltage VSS H needs to remain constant, and cannot go
below zero. Another type of high-speed voltage level shifter
uses diode-connected and cross-coupled LV PMOS transistors
as the load [14], [15]. The drawback is the continuous static
power dissipation. In [16] and [17], a device and circuit co-
design technique is introduced, where drain-extended MOS
(DeMOS) transistors are used, and where the process is opti-
mised to shorten the level shifters’ propagation delay. In this
way, delays of 0.45 ns and 0.38 ns are achieved, for a 1.2 V
to 5 V level shifter. However, this method requires a DeMOS
doping profile, which is not normally available in a standard
HV CMOS process. A pulse triggered level shifter is presented
in [18], but no slew-rate immunity feature is reported.
To improve power rail slew-rate immunity over that of the
aforementioned level shifters, a number of techniques have
been reported. An overlapping clamping structure is used
in [19] to obtain a slew-rate immunity 20 V/ns. The pulse-
triggered level shifter of [10] shown in Fig. 3, uses pull-up
and pull-down current mirrors to cancel the injected common
mode current, whilst not disturbing the input signal.
This level shifter achieves a slew-rate immunity of 30V/ns,
with a 370ps propagation delay. In [20], part of the parasitic
current induced by power supply slewing is canceled out
by two high-side dynamic currents to obtain a slew rate
immunity of 40V/ns. In [21], two feedback loops from the
level shifter output to input are used to cancel the slew-related
influence on the input trigger signals to reach 50V/ns. Finally,
Yang et al. [7] present a slew rate enhancement technique to
achieve 120 V/ns slew rate immunity and a propagation delay
of 20 ns.
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Fig. 4. Transient simulation results of basic level shifter in [10]
(VSSH = 45 V, VDDL= (VDDH − VSSH ) = 1.8V ).
III. BASE-LINE CIRCUIT: PULSE-TRIGGERED CURRENT
MIRROR-BASED FLOATING VOLTAGE LEVEL SHIFTER
The pulse-triggered current-mirror-based floating level
shifter of [10], whose circuit schematic is shown in Fig. 3,
forms the starting point for this paper’s proposed designs. The
transistors in the large dashed box are 1.8V transistors that
are isolated from the remainder of the circuit. HNM1 and
HNM2 are isolated 50V HV NMOS transistors. On a rising
edge of IN, a single high pulse is created at IN1, see the
schematic simulation results in Fig. 4. This, in turn, switches
on HNM1, pulling G1 low. PM2 switches on, pulling T1 high.
This turns NM2 on, pulling N1 low. At the same time,
PM3 mirrors the current pulse flowing through PM1, pulling
N2 high. In this way, the rising input edge has produced a
level-shifted output OUT. On the subsequent falling edge at
IN, the same process occurs, however this time on the right-
hand-side of the circuit: N2 is pulled down by NM4, and N1 is
pulled up by PM6. The states at N1 and N2 are locked by the
latch composed of Inv1 and Inv2, ensuring that output OUT
will be held the same logic level (referenced to VSS H) until
the next change at input IN.
As analysed in [10], the design combines the benefits of an
energy saving pulse-triggered input, a high-bandwidth current
mirror and a full latch to stabilize the output state. This level
shifter has a propagation delay of 435 ps when VSS H is 45V.
The current mirror architecture is also used to enhance
slew-rate immunity. Voltage slew at VSS H generates parasitic
currents IP M1 and IP M4 (see Fig. 3), that charge the parasitic
capacitances C1 and C2. IP M1 and IP M4 are mirrored to
PM3 & NM2 and PM6 & NM4, where the mirrored pull-
up and pull-down parasitic currents cancel each other at
nodes N1 and N2 instead of trigging the latch circuit. This
design method strengthens the shifter’s supply voltage slew
immunity. As a result, the base-line level shifter of Fig. 3 can
handle a VSS H slew rate 15 V/ns, confirmed by post-layout
simulation.
IV. DESIGN IMPROVEMENTS AND THE PROPOSED
FLOATING VOLTAGE LEVEL SHIFTER
A. Limitations of the Base-Line Level Shifter in GaN SMPS
The level shifter described in the previous section has two
important shortcomings which limit its application in power
converters that use GaN FETs. First, the level shifter’s floating
power supply slew tolerance must be increased to well beyond
100 V/ns. Second, its operating range must be expanded to
support VSS H as low as −1.5 V [22]. This negative VSS H
occurs in the deadtime (the lock-out safety period prior to
transitions) when both GaN FET gates are pulled low and
the low-side GaN FET (M2 in Fig. 1) is reverse conducting.
GaN FETs do not have a body diode [22] and under reverse
conduction, the source-drain voltage drop is roughly equal to
the device’s gate threshold voltage.
B. Design Overview and Summary Results
Negative VSS H and slew tolerance will be addressed in four
design steps. The first three steps optimize the level shifter for
input transients that occur outside of the VSS H slewing period,
and the forth step enables the operation during the slewing
period.
Step 1: Create a new level shifter (“Type I”), capable of
operation with VSS H ≥ −1.5V.
Step 2: Insert cross-coupled current-mirror pairs to increase
positive power supply slew tolerance from 14 V/ns
to 60 V/ns (“Type II”).
Step 3: Add an auxiliary positive power supply slew immu-
nity enhancement circuit, to improve slew tolerance
from 60 V/ns to 200 V/ns (“Type III”).
Step 4: Add an auxiliary negative power supply slew immu-
nity enhancement circuit to reach 200 V/ns and -
60 V/ns slew tolerance for operation during the
slewing period.
The effects of the refinements on the key post-layout sim-
ulated characteristics including rising (TR) and falling (TF )
propagation delays, the energy consumption per transi-
tion (ET ) and power supply slew immunity dv
/
dt of the
circuits are summarised in TABLE 1.
C. STEP 1: Type I Level Shifter for Negative VSS H Tolerance
Design Step 1 aims to enable use of negative VSS H . The
drain to source voltage (VDS) of HNM1 and HNM2 in
Fig. 3 should fulfil VDS,H N M1 > VD DL − Vth,H N M1 to
keep them operating in the saturation region, and ensure
sufficient trigger current IP M1, IP M4 when the gate voltage
pulse arrives.
IP M1 = 12µCox
W
L
(VD DL − Vth)2 (1)
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TABLE I
SUMMARY OF LEVEL SHIFTERS’ PERFORMANCE WITH VDDH = 50V,
DATA OBTAINED FROM POST-LAYOUT SIMULATION
Fig. 5. Type I level shifter: the floating high-voltage floating level up
shifter with additional VDDH 1 power rail (VDDH 1 − VSSH = 5V, VDDL =
(VDDH − VSSH ) = 1.8V , red dashed boxes are deep N-wells).
Since VDS,H N M1 = VD D H − Vgs,P M1, and Vgs,P M1 are
larger than Vth,P M1, the minimum value of VD D H should
equal VD DL, to guarantee that HNM1 operates in saturation
and obeys trigger current equation (1). If VSS H < 0 and
VD D H < VD DL, the pulse-trigger current through HNM1 and
HNM2 reduces and the level shifter becomes slower. If VD D H
is smaller than Vth,P M1, then the triggered current is close to
zero, and the level shifter does not operate correctly.
To solve this problem, another power supply VD D H1 is
added, as shown in Fig. 5, resulting in level shifter Type I. This
rail feeds two current mirrors made up of transistors PM1 to
PM4, which are rated at 5 V, and placed in a new isolation
well. VD D H1 is 5 V above VSS H , so if VSS H is −1.5V, VD D H1
is still 3.5V, which still provides enough triggered current for
HNM1 or HNM2 to provide correct operation.
Fig. 6 shows the post-layout-simulated rising propagation
delay TR against VSS H of the base-line level shifter (Fig. 3)
and the Type I level shifter of Fig. 5. It can be seen that
as VSS H reaches −0.5 V, the propagation delay of the base-
line circuit exceeds 900 ps. Below −0.5 V, the base-line level
shifter does not operate normally. By contrast, the propagation
delay in the Type 1 level shifter remains below 450 ps, even
when VSS H is −1.5 V. The TR of the Type I level shifter
Fig. 6. Post-layout simulated rising propagation delay TR against VSSH for
the base-line and Type I level shifters.
is slower than that of the base-line level shifter when VSS H
is larger than 3 V. This is because the triggering currents
are almost the same for these two level shifters, and the
Type I level shifter adds the additional power supply and
current triggering path. Further, adding the VD D H1 power
rail and 5V PMOS transistors increases Type I level shifter’s
power dissipation over the Base-line level shifter. In short,
the Type I level shifter permits negative VSS H and improves
the propagation delay for VSS H < 3V.
The Type I level shifter has a similar slew-rate immunity
(14 V/ns in post layout simulation) to the base-line level shifter
(15 V/ns), since the common mode parasitic currents Id1 and
Id2 are still mirrored to nodes N1 and N2 through several
current mirrors during a positive slew of VSS H .
The intended application of this level shifter is to drive
a fast, floating gate driver [9] with 1.8 V input logic, and
therefore this negative VSS H is problematic. The Type I level
shifter addresses this problem. For gate drivers with 5 V logic,
this solution is not needed, as the base-line level shifter could
be designed with 5 V transistors and a 5V power supply.
D. STEP 2: Type II Level Shifter With Increased VSS Hdv/dt
Immunity
Design Step 2 aims to improve slew immunity by applying
cross-coupling methods reported in [23] and [24]. The slew-
rate of the Type I level shifter is limited by slew-induced
common-mode current Icm , which flows through PM1 and
PM4 and is mirrored to NM1 and NM4, see Fig. 7(a).
In [10], the slew immunity of the latch-triggering current
mirror networks composed by PM5-PM8, NM2-NM3 and
NM5-NM6 are analysed. leading to the conclusion that the
maximum slew rate is limited by excessive Icm flowing
through NM1 and NM4.
In order to inhibit this slew-induced triggering, a Type II
level shifter is designed with additional cross-coupled tran-
sistors, as illustrated in Fig. 7(b). Crossed-coupled transistors
PM9 and PM10 allow half of the common-mode current
to bypass PM1 and PM4, thus halving the common-mode
current directed towards NM1, NM4, NM7 and NM8. Equally,
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Fig. 7. Common mode current features of: (a) current mirrors, (b) current mirrors with cross-coupled pairs.
Fig. 8. Type II level shifter: floating high-voltage floating level up shifter
with additional VDDH 1 power rail and cross-coupled transistors for slew rate
immunity enhancement (VDDH 1−VSSH = 5V, VDDL = (VDDH −VSSH ) =
1.8V , Dashed boxes are deep N-wells).
NM7 and NM8 permit half of the common-mode current to
bypass NM1 and NM4. As a result, only 0.25× Icm is mirrored
to NM1 and NM4 with the same input Icm compared with
current mirror pair in Fig. 7(a), which means the common
mode current immunity should be improved by a factor of 4.
The resulting Type II level shifter is shown in Fig. 8. When
VSS H experiences a positive dv
/
dt , common-mode currents
Id1 and Id2 charge the parasitic capacitors C1 and C2. Due
to the by-pass networks of cross-coupled transistors, currents
IN M1 and IN M4 that trigger the latch circuit are one quarter
of Id1 and Id2.
To show the improvement in dv
/
dt immunity, simulation
results are shown in Fig. 9 for 14 V/ns and 60V/ns VSS H
slew rates, for both the Type I and Type II level shifters.
The initial state at OUT is low in both level shifters. The
voltage changes at nodes N1 and N2 of the Type II level
shifter are seen to be significantly smaller than those in Type
I. When VSS H’s slew rate is 14 V/ns (Fig. 9(a)), Type II shows
no output response (OUT), indicating that it is immune to the
slewing. However, Type I’s output is approaching 0.5 V; a
slight increase slew rate would generate an erroneous OUT
signal. The Type II level shifter operates correctly up to a
VSS H slew rate of 60 V/ns, Fig. 9 (b). Here, Type II’s output
is seen to rise slightly, indicating that this circuit is close to
its slew-rate limit.
E. STEP 3: Type III Level Shifter With 200 V/ns Positive
Power Supply Slew Immunity
The aim of Design Step 3 is to further increase the
slew-rate immunity of the Type II level shifter to beyond
60 V/ns. At the same time, another problem is addressed,
that relates to processing variability: During VSS H slewing,
Type II still experiences a small, slew-induced common-mode
current Icm that is injected into NM2, NM3, NM5, and NM6.
If the parasitic currents Id1 and Id2 are not equal as a result
of mismatch or process variations, the effectiveness of the
parasitic current alleviation will reduce due to the positive
feedback of the cross-coupled transistors PM9, PM10 and
NM7, NM8. As a result, either IN M1 or IN M4 will increase
to >0.25 × Id1 or Id2. A trade-off to counter this is to reduce
the size of PM9, PM10, NM7 and NM8 to reduce the current
positive feedback, at the cost of less effective Icm suppression.
The Type III design hinders the interaction between the
parasitic common mode injecting current Id1, Id2 and the latch
triggering current IN M1, IN M4. To achieve this, an auxiliary
circuit is added, as shown in Fig. 5, comprising isolated
5 V PMOS PM11-PM16, isolated 1.8V NMOS NM9-NM12,
and the HV NMOS HNM3 and HNM4. Taking the left-hand
auxiliary circuit as an example: HNM1 and HNM3 are the
same size, so the drain to source parasitic capacitances C1
and C3 are similar. During the positive slewing period, Id1
equals Id3, and IPM1 equals Id1. With the help of the current
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Fig. 9. Transient simulation (post-layout) results for two different VSSH
slew rates, showing node voltages at N1, N2, and OUT, for the Type II and
Type I level shifters. Type II demonstrates an improved slew-rate immunity.
(a) VSSH slew rate = 14 V/ns. (b) VSSH slew rate = 60 V/ns.
mirror circuit, IN M10 equals half of Id3, and IPM2 equals half
ofIPM1, and INM1 is zero.
As a result, due to the addition of this auxiliary circuit,
the slew-induced common-mode current that could trigger the
latch is significantly reduced, which means an increased power
slew immunity can be achieved.
Transient simulation results of the Type II and Type III
level shifters, for a VSS H slew rate of 200 V/ns, are shown
in Fig. 11.
The input IN is held low, and the impact of VSS H slewing
on the nodes N1, N2, and OUT is observed. The Type II level
shifter shows voltage surges during 200 V/ns slewing, resulting
in an erroneous output pulse. The internal nodes N1 and
N2 of the Type III level shifter show pre-cursors to false
triggering, however the output remains correct. Therefore,
the Type III level shifter has a significantly improved slew-rate
immunity. Comparing the results of Fig. 9 and Fig. 11, it can
be concluded that with the help of the additional auxiliary
circuit, the Type III level shifter’s power slew immunity
has been improved from 60 V/ns to 200 V/ns. The cost is
additional layout area for the auxiliary circuit and dynamic
power dissipation during the slewing period.
F. STEP 4: Type IV Level Shifter With Increased Negative
Power Supply Slew Immunity
The aim of Step 4 is to increase the negative slew immunity
of the Type III level shifter to −60 V/ns for operation during
negative slewing, the scenario illustrated in Fig. 2 (b). For
operation outside of the slewing periods, Fig. 2 (a), the Type I
to Type III level shifters have infinite negative VSS H slew rate
immunity: Taking the Type III level shifter as an example, this
is because parasitic capacitances C1 to C4 (Fig. 10) discharge
their current into PM1, PM4, PM11, and PM14, which shifts
the potential of nodes G1, G2, N5 and N6 upwards to VD D H +
VF , where VF is the forward voltage drop of parasitic diodes
D1 toD4. Therefore VGS of transistors PM1, PM4, PM11 and
PM14 is negative, holding them off. As a result, no parasitic
currents are mirrored to nodes N1 and N2, thus the output
is not affected by the negative slewing ofVSS H . By contrast,
for operation during the slewing period, there is a maximum
negative slew rate: Taking the Type III level shifter as an
example, if the input IN triggers a pulse at node IN1 during
negative slewing of VSS H (Fig. 10), then parasitic currents
Id1 and Id3 flow from the source to drain of HNM1 and
HNM3 separately. At this point, IP M1 = Ids1 −Id1. Above
a certain slew rate, Id1 becomes larger than Ids1, and G1 is
then VD D H + VF , resulting in no current being mirrored to
PM2. With IP M2 being zero, and similarly IN M10 being zero,
the triggering current IN M1 stays zero. Therefore a pulse at
node IN1 will have resulted in no change at the OUT node,
representing an erroneous output.
To solve this problem, another auxiliary circuit is added to
the Type III level shifter to compensate for parasitic currents
Id1 −Id4 that occur during negative VSS H slewing, as shown in
Fig. 12. An auxiliary negative power slew immunity enhance-
ment circuit has been added, which is composed of isolated 5V
NMOS transistors TNM1-TNM6, and HV NMOS transistors
HNM5 and HNM6. During negative slewing, the parasitic
currents Id1 −Id4 are compensated by the mirrored currents
flowing through TNM1-TNM4, since Id5 = Id1 = Id3, and
Id6 = Id2 = Id4. TNM3 and TNM4 provide symmetry,
thus ensuring that nodes N5-N8 have the same load. Both
the positive and negative power slew immunity enhancement
circuits operate separately during the positive and negative
slewing periods, and do not interact with each other.
To show the improvement in negative VSS H slewing immu-
nity, a pulse train is applied to input IN of both Type III and
Type IV level shifters, while VSS H is slewing at −60 V/ns,
see Fig. 13. The second input pulse (uppermost plot) falls
into the negative slewing period. It is apparent that the pulse
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Fig. 10. Level shifter type III: level up shifter with auxiliary positive power supply slew immunity enhancement circuit (dashed boxes are Deep N-well).
Fig. 11. Post-layout transient simulation results of Type II and Type III level
shifters with a positive VSSH slew rate 200V/ns.
is correctly transmitted to the output OUT of the Type IV level
shifter, however it is lost in the Type III level shifter.
The PMOS transistors length of PM1-PM4 in Fig. 12 is
chosen using design rules of [10]. These provide the relation-
ship between devices length and propagation delay. The width
is chosen to be the minimum that avoids voltage overstress at
the 5.5 V maximum operating voltage and 200 V/ns slew rate.
The minimum pulse width that the Type IV level shifter
can transmit depends on the slowest path from the input to
output. The slowest path is from IN1 to N5 (or IN2 to N6),
which is limited by the low speed HV device HNM1 and the
capacitance seen from its drain. The delay from IN1 to N5 is
270 ps, and the one-shot pulse width at IN1 is set to 500 ps
to guarantee correct operation.
Type IV level shifter has a symmetrical circuit archi-
tecture, and therefore slew rate immunity is sensitive to
mismatch. Simulation shows that with a 10% mismatch of
HNM1 and HNM2, this level shifter maintains of its slew
immunity of 200 V/ns.
TABLE 1 shows the post-layout simulation results of the
reference base-line level shifter of Fig. 3 and the four opti-
mised level shifters developed in this section. Simulated values
for TR , TF and ET are given for VD D H = 50V. The positive
and negative power supply slewing immunities are also given
for operation outside of and during slewing. The Type I level
shifter operates correctly when VSSH is as low as −1.5V, but
with increased TR TF and ET compared with base-line level
shifter. The trade-off between power supply slewing immunity
and propagation delays can be seen. Type III level shifter has
a power supply slewing immunity of 200 V/ns. Compared to
base-line level shifter, this represents a 13-fold improvement
in immunity, at a cost of only a 35% increase in propagation
delay. The Type IV level shifter achieves 200 V/ns positive
and infinite negative slew immunity for operation outside of
slewing, and 200 V/ns positive and −60 V/ns negative slewing
immunity if operated during VSS H slewing.
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Fig. 12. Level shifter type IV: level up shifter with auxiliary positive and negative power supply slew immunity enhancement circuit (red dash boxes are
Deep Nwell).
Fig. 13. Post-layout transient simulation results of Type III and Type IV
with operation during VSSH slewing of −60V/ns.
To implement a Type IV level shifter in SMPS shown in
Fig. 1, the following design methods should be considered.
1) The accurate floating power rails VD D H − VSS H =
1.8 V and VD D H1 − VSS H = 5 V can be generated
on chip using bootstrap power supply technique of [23]
with two external bootstrap capacitors for each power
rail.
2) As Type IV level shifter is an edge-triggered level
shifter, its initial output state should be set to keep the
upper GaN FET held off through power-on-reset circuit
during the SMPS power up.
3) The high-side buffer that is driven by the level shifter is
not subject to high slew rates as it is referenced to VSS H ,
but it does add propagation delay. A careful design of
this buffer is needed to balance its propagation delay
and driving ability, which depends on the type of GaN
FET chosen, and the speed at which it is driven.
4) The VSS L ground bounce induced by high slewing
switching current could affect the narrow one-shot pulse
generated at node N1 and N2. To alleviate this problem,
the ground of the level shifter should be separated from
the power ground VSS L.
V. MEASUREMENT RESULTS AND COMPARISON
WITH PREVIOUS WORK
This section provides measured results for the Type IV level
shifter.
A. Measurement Technique
To verify the design technique of Section IV, the final
Type IV level shifter of Fig. 13 has been fabricated in an AMS
180 nm 50V HV CMOS process. The high voltage floating
level shifters presented all exhibit very short propagation
delays, which would make it problematic to measure the
propagation delays through the die’s IO pads directly, since the
IO buffers are too slow. Therefore the method in [12] is used
here to measure the propagation delays, where level shifters
form the inverting delay cells in a ring oscillator, as shown in
Fig. 14.
This ring oscillator features an oscillator loop comprising
a level-up shifter in series with a level down shifter, with
inversion being provided by a 2-input NAND gate. The
level-down shifter is designed using the same technique as
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Fig. 14. Measurement set up circuit of oscillator with divider.
Fig. 15. Micrograph of the measurement circuit and the layout of the type
IV level shifter.
the level-up shifter and has similar propagation delays. The
NAND2 gate is assumed to have the same rising and falling
delay time Tnand2. Oscillator frequency is measured via a
256 times divider driving an I/O pad. The period TOSC of
the oscillator is measured. The average propagation delay of
level up and down shifters TAV E is then
TAV E = (TOSC−2 ∗ 256Tnand2)4 ∗ 256 .
Since the level shifters are both pulse triggered, to start
oscillation, the initial stage of each level shifter state needs
to be set. As shown in Fig. 14, signal SET and trigger T are
transitioned to set the initial state of the oscillator and then
the oscillator runs freely. SET’s falling edge sets node D to
VD DL . Following this, node D’s state is controlled by the input
at node C. A rising edge at T is supplied to trigger node B
and generate a one-shot pulse. This pulse signal’s rising edge
sets node C to VSS H . When node B falls, the rising edge
generates at node C, then a falling edge at node D occurs.
Since the trigger signal T is already high, the NAND2 gate
operates as an inverter and the oscillator starts ringing.
B. Measurement Results
The photo micrograph of the measurement chip circuitry
and the layout of tested Type IV level shifter are shown in Fig.
15. This level shifter layout area is 207µm×85 µm. Different
active devices are built in several deep n-wells, and the spacing
between deep n-wells needs to be large enough to achieve 50 V
isolation. The layout needs careful size matching to obtain the
improved slew-induced common mode current rejection.
Two sets of results for the Type IV level shifter are
presented: On-chip measurement vs the previously presented
Fig. 16. Measured transient output waveform of the ring oscillator.
Fig. 17. Post-layout simulated and measured average propagation delay
TAV E of Type IV level shifter.
post-layout simulation results (same simulation as used for
Fig. 13). All power rails are supplied from external fixed
voltage sources during measurement (VD D H1 − VSS H = 5V ,
VDDL = (VD D H − VSS H) = 1.8V ). VSS H is set to the fixed
values of −1.5V then a DC value from −1 V to 45 V with a
step of 1 V to get the measured values of TAV E and Energy
ET . A typical transient waveform showing the period TOSC
of the oscillator in Fig. 14 is given in Fig. 16.
Fig. 17 shows simulated and measured average propaga-
tion delays TAV E , against the floating power supply voltage
VSS H . The simulation uses the circuit of Fig. 14 to permit
comparisons under the same load conditions. The measured
average propagation delay TAV E shows a monotonic drop
from 722 ps to 532 ps as VSSH increases from −1.5 V to
45 V. The simulated TAV E drops from 608 ps to 549 ps as
VSSH increases from 0 V to 9 V, and then increases slightly
to 583 ps as VSSH increases from 9 V to 45 V. The measured
average propagation delays are within ±10% of the simulated
results from VSSH = −1 V to 45 V in typical condition.
The discrepancy is most likely due to limited model accuracy
of HV devices’ voltage dependant drain to VSS L or VD D H
parasitic capacitances.
The energy consumption per transient ET is measured.
Fig. 18 provides the simulated and measured energy consump-
tion per transient ET versus the floating supply voltage VSS H ,
demonstrating a close match. The energy consumption per
transient is seen to increase almost linearly with VSS H . This
can be explained by the trigger currents through HNM1 and
HNM2 in Fig. 12 remaining almost constant, whereas VD D H
increases linearly.
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TABLE II
COMPARISONS WITH PREVIOUS WORK
Fig. 18. Post-layout Simulated and Measured Energy per transition (ET ) of
the Type IV level shifter.
The physical measurement of slew rate immunities will
require the proposed (0.018 mm2) level shifter to be embedded
in a high-speed, dual-channel gate driver (around 10 mm2 [9]).
Here we have determined the slew rate immunity (Section III)
using post-layout simulation.
C. Figure of Merit Evaluation
TABLE 2 compares the Type IV level shifter presented
in this paper with the literature. The processes, maximum
operation voltage, energy consumption per transition, propa-
gation delay, power supply slewing immunity and layout area
are given. To more accurately compare the performance of
level shifters based on different process and circuit topologies,
a figure of merit (FOM) from [12] is used. This FOM eval-
uates the delay across different process nodes and operating
voltages; smaller values are better. It is worth noting that the
FOM includes the parameters ‘process node’ and ‘operating
voltage’, both of which include area information. The floating
level shifter in this paper has the lowest value of 0.06, which
is a 1.7-times improvement on the next best reported level
shifter. Since power dissipation is an important characteristic
of level shifters, the FOM∗ from [10] is also used here; higher
values are better. The level shifter in this paper has a measured
FOM∗ of 54, which is higher than the measured result in [10]
and the simulated results in [18], [13], and [24], and similar
to the measured result of [12], and smaller than the measured
result in [20].
The Type IV level shifter in this paper has the highest
power supply slew tolerance of 200 V/ns. The next-best slew
immunity for a level shifter with sub-ns delay is only 30 V/ns
VI. CONCLUSION
This paper presents a new 4 step method for designing ultra-
high slew-rate immunity into floating voltage level shifters that
meet the requirements of next-generation GaN FET drivers.
By applying this method to a reported level shifter [10] the
slew immunity is improved almost 7-fold, and its FOM∗ is
doubled. The steps produce level shifters with different trade-
offs in area, slew immunity, and power supply voltage range.
The final design has been fabricated in 180 nm ASIC
technology. Its measured average propagation delay is below
722 ps over the entire range of operating voltage (−1.5 V
to 45V), and it operates correctly under power supply slew
rates of 200 V/ns. Its figure-of-merit is 1.7 times better than
the next best reported prior art. The level shifter can be used
in commercial GaN drivers which apply step functions to the
GaN gate where it achieves slew immunities of +200 V/ns
and −∞, and in multi MHz converters due to its sub-ns
propagation delay. It is also suitable for use in emerging active
gate drivers that apply a profiled signal to the GaN gate, as it
achieves slew immunities of +200 V/ns and −60 V/ns even
when operated during slewing.
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